A measurement of how quickly two back-to-back accesses of a memorychip can be made. Note that a DRAM chip's cycle time is usually much longer than its access time, which measures only a single access. This is because there is a latency between successive memory accesses.
